



1/3




FIG. 1A




FIG. 1B






FIG. 1C

2/3



Application No.:  
First Inventor:  
Title:

10/650,010  
Attila Kovacs  
SYSTEM AND METHOD FOR REDUCING TIMING  
VIOLATIONS DUE TO CROSSTALK IN AN  
INTEGRATED CIRCUIT DESIGN

3/3




FIG. 4